



System-on-Chip

Qiong Cai

Intel Barcelona Research Center

Aula Empresa, Facultat d'Informàtica de Barcelona, February 2010

© Intel Corporation, 2010

Outline

- System-on-Chip Illustrated
- SoC Challenges and Current Solutions
- Intel's Moorestown Platform
 - Designed for Next Generation Smartphones
- Future SoC:
 - Programmable Accelerator

2

Designing Tomorrow's Microprocessors



System-on-Chip is Everywhere !




3

Designing Tomorrow's Microprocessors



Example: iPhone 3GS disassembled

Introducing
iPhone 3G S
The fastest, most powerful
iPhone yet.



NAND Flash Memory (Toshiba)

CPU (Samsung)

SoC contains all components required for a complete system.

4

Designing Tomorrow's Microprocessors



SoC Challenges and Current Solutions

5

Designing Tomorrow's Microprocessors



SoC Challenges

- Exponentially increasing SoC design complexity
- Endless Performance Requirements
- Maximum Power-efficiency

6

Designing Tomorrow's Microprocessors



SoC Challenges – 1/3

- Exponentially increasing SoC design complexity
 - SoC = all components required for a complete system
 - 1995: < 1 million gates / one microprocessor
 - Today: 100s millions gates / multiple microprocessors
 - "Today, as always, to be competitive, you must design almost as complex theoretically possible. If you don't, someone else will do, and the extra complexity will provide competitive edge."

7

Designing Tomorrow's Microprocessors



SoC Challenges – 2/3

- Endless Performance Requirement
 - Multimedia: many different codec for images/audio/video
 - HD H.264 Decode: 10-50 GOPS for 30 fps (real time)
 - HD H.264 Encode: ~100 GOPS for 30 fps
 - Super Resolution: ~1000 GOPS for 30fps
 - Networking: diverse and complicated standards
 - Telephony: constant bit rate service
 - Multimedia streaming: higher bandwidth but variable bit-rate service
 - Wireless
 - Many wireless coding standard
 - Wi-Fi, WiMax, etc
 - New standards appear all the time

8

Designing Tomorrow's Microprocessors



SoC Challenges – 3/3

- Maximum Power-Efficiency
 - Phone: 3W power budget
 - Otherwise, the user feels too hot
 - HD.264 Decode
 - Normal PC: 45W or more, depending on the video format
 - Hardware Decoder in SoC: 100-300mW
- A big challenge
 - How to meet different performance requirements under very tight power budget?


9

Designing Tomorrow's Microprocessors



Current SoC Design Solution: Divide and Conquer

- A SoC is divided into blocks and each block is optimized for different performance/power requirement.
 - Some blocks are control processors (control plane)
 - Programmable / flexible
 - Some blocks are data processing units and implemented with RTL hardware (data plane)




10

Designing Tomorrow's Microprocessors



Partition of Control and Data Planes



(a) Control/Data plane functions in SoCs

11

Designing Tomorrow's Microprocessors




Intel's Moorestown Platform - Designed for Next Gen Smartphones

12

Designing Tomorrow's Microprocessors



Intel SoC Roadmap




13

Designing Tomorrow's Microprocessors



Moorestown Platform Overview



14

Designing Tomorrow's Microprocessors



Moorestown Highlights

- High Performance for amazing Internet experience
- Dramatically lower Power
 - Up to 50x platform idle power reduction compared to Menlow Platform
- Small size for smartphone form factor

15

Designing Tomorrow's Microprocessors



Moorestown Performance Technology


- Intel Hyper Thread Technology
- Intel Burst Performance Technology

16

Designing Tomorrow's Microprocessors



Intel Hyper-Threading Technology




17

Designing Tomorrow's Microprocessors



Intel Burst Performance Technology

- Taking advantage of Thermal headroom on Tj and Tskin for short duration
- On Tj and Tskin violations, System throttles to Recovery points until thermal headroom is available to burst
- Optimizes consumed energy
 - Energy (Whr) = Power x time
 - Race to idle
 - Saves energy if $t_2/t_1 < p_1/p_2$
- Update BIOS with recommended P states for Burst Mode



Burst mode provides on-demand performance without impacting thermal design

18

Designing Tomorrow's Microprocessors



Moorestown Power Reduction

- Active Power Management – Power and Clock Gating
- Use Low Power and Handheld IO
 - LPDDR
- Accelerators (GFX, video decoder)
 - Enable functionality at low power (e.g.. HD video)

19

Designing Tomorrow's Microprocessors



Active Power Management

- Enables long standby battery life needed for smartphones
 - Through low idle power
- Lower active scenario power by shutting things off that are not used in that mode
 - Switching off video decode block in web browsing


20

Designing Tomorrow's Microprocessors



Power Gating

Lincroft SoC: Full ON vs. Power Gated



Aggressive Distributed Power Gating enables upto 50x reduction in idle power*


* Moorestown Platform idle power reduction (based on current platform features) compared to Minkit Platform

21

Designing Tomorrow's Microprocessors



Software Development for Moorestown: Moblin



22


Designing Tomorrow's Microprocessors



Future SoC - Programmable Accelerator

Current SoC

- IP blocks based on fixed function implementation are not programmable
 - Each data plane block cannot be used for other purpose
- Long Time-to-market (TTM)
 - The block is not programmable
- High Non-Recurrent Engineering(NRE) cost



23

Designing Tomorrow's Microprocessors




24

Designing Tomorrow's Microprocessors



A Solution for Future SoC


- Low Power Programmable accelerator
- The challenge is to meet performance requirement under a given power and cost budget



25

Designing Tomorrow's Microprocessors

Our Programmable Accelerator: BSA



26

Designing Tomorrow's Microprocessors


Programmable Accelerator

- Different applications can be mapped into the same programmable accelerator
- TTM & NRE cost are reduced

27

Designing Tomorrow's Microprocessors


BSA for H264 Encoding



28

Designing Tomorrow's Microprocessors

BSA for H264 Decoding



29

Designing Tomorrow's Microprocessors

Take-away Messages

- SoC is everywhere!
- The SoC design challenge is to meet exponentially increasing performance requirement under tight power budget and design cost

30

Designing Tomorrow's Microprocessors

Q & A

31

Designing Tomorrow's Microprocessors



References

- Rapid Repair Website: iPhone 3GS disassembly
- R. Patel, Moorestown Platform: Based on Lincroft SoC Designed for Next Generation Smartphones, HotChips 2009
- Shreekant Thakkar, Moorestown: Intel's Next Generation Platform for MIDs and Smartphones, IDF 2009
- Steve Leibson, How to Avoid the Traps and Pitfalls of SoC Design, Microprocessor Report, 2009
- Moblin: <http://moblin.org>

32

Designing Tomorrow's Microprocessors

